Hello Ujihara-san,
Your understanding is correct. In your example the timer 1 ISR can be interrupted as soon as the RETI register has been saved to the stack within the service routine. Once the timer 0 ISR has completed, the core will complete the timer 1 ISR (which was not finished) assuming no other higher priority interrupt has come in.
Regards,
Joe