Thanks for your replay!
Do you mean the FPGA is driving or contenting the HDATA bus?
I'm pretty sure HDATA lines are set as input before reading.
I will search some discussions again and double check my design.
Alan.
↧
Channel:
EngineerZone: Message List
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: EngineerZone: Message List
- Channel Number: 14928013
- Language: English
- Registered On: June 6, 2013, 6:37 am
- Number of Articles: 28044
- Latest Snapshot: August 26, 2018, 11:11 pm
- RSS URL: http://ez.analog.com/community/feeds/messages?rssusername=tkerby
- Publisher: https://ez.analog.com/?view=discussions
- Description: Most recent forum messages
- Catalog: //engineerzone27.rssing.com/catalog.php?indx=14928013
© 2025 //www.rssing.com