Using a 1 kHz channel spacing, will allow a PFD frequency of 4 MHz. That will allow you more freedom with your loop bandwidth - up to 400 kHz.
I modified Ian's ADIsimPLL file for a 4 MHz PFD and 200 kHz loop bandwidth. This resulted in a <50 µs settling time.
ADIsimPLL file attached.