If you are using the BF537, the maximum SPI clock is 1/4 of the system clock, which is ~33MHz if you are running the SCLK as fast as possible (~133MHz). What is your CLKIN value and the settings for your PLL_CTL, PLL_DIV, and VR_CTL registers? Is there a minimum clock requirement for your card when configured for fast mode?
↧