No- for what you have done, that result is expected.
Your understanding of ILA and clock domains need a revisit.
Connect that CLK from IBUFDS to a BUFG, then pass it to a DDR I/O - with 1/0 as inputs.
Bring the DDR output to an I/O and observe it on a scope.
This is the best method.